Was this page helpful?

v2.1 board (ITER)

Table of contents
No headers

PCIe x16 lane status: GEN2, Full lanes (currently at ITER)

Was this page helpful?
Tag page (Edit tags)
  • No tags
You must login to post a comment.
Powered by MindTouch Core